A Hdl & Verilog Code: Simulated Output - Manjunatha S. - Livros - LAP LAMBERT Academic Publishing - 9783848423248 - 21 de março de 2012
Caso a capa e o título não sejam correspondentes, considere o título como correto

A Hdl & Verilog Code: Simulated Output

Preço
€ 50,99

Item sob encomenda (no estoque do fornecedor)

Data prevista de entrega 9 - 17 de jul
Adicione à sua lista de desejos do iMusic

In electronics, a hardware description language or HDL is any language from a class of computer languages, specification languages, or modeling languages for formal description and design of electronic circuits, and most-commonly, digital logic. It can describe the circuit's operation, its design and organization, and tests to verify its operation by means of simulation. HDLs are standard text-based expressions of the spatial and temporal structure and behaviour of electronic systems. Like concurrent programming languages, HDL syntax and semantics includes explicit notations for expressing concurrency. However, in contrast to most software programming languages, HDLs also include an explicit notion of time, which is a primary attribute of hardware. Languages whose only characteristic is to express circuit connectivity between hierarchies of blocks are properly classified as netlist languages used on electric computer-aided design (CAD).

Mídia Livros     Paperback Book   (Livro de capa flexível e brochura)
Lançado 21 de março de 2012
ISBN13 9783848423248
Editoras LAP LAMBERT Academic Publishing
Páginas 132
Dimensões 150 × 8 × 226 mm   ·   215 g
Idioma Alemão