Conte aos seus amigos sobre este item:
A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness Proof - Lecture Notes in Computer Science Mikhail Kovalev 2014 edition
A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness Proof - Lecture Notes in Computer Science
Mikhail Kovalev
It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory. The book contains the first correctness proofs for both the gate level implementation of a multi-core processor and also of a cache based sequentially consistent shared memory.
352 pages, 147 black & white illustrations, biography
| Mídia | Livros Paperback Book (Livro de capa flexível e brochura) |
| Lançado | 1 de dezembro de 2014 |
| ISBN13 | 9783319139050 |
| Editoras | Springer International Publishing AG |
| Páginas | 352 |
| Dimensões | 155 × 235 × 19 mm · 508 g |
| Idioma | Inglês |
Mais por Mikhail Kovalev
Mostrar tudoMere med samme udgiver
Ver tudo de Mikhail Kovalev ( por exemplo Paperback Book )