Verilog by Example: A Concise Introduction for FPGA Design - Blaine Readler - Livros - Full ARC Press - 9780983497301 - 19 de abril de 2011
Caso a capa e o título não sejam correspondentes, considere o título como correto

Verilog by Example: A Concise Introduction for FPGA Design

Blaine Readler

Preço
€ 22,49

Item sob encomenda (no estoque do fornecedor)

Data prevista de entrega 15 - 22 de nov
Adicione à sua lista de desejos do iMusic

Verilog by Example: A Concise Introduction for FPGA Design

A practical primer for the student and practicing engineer already familiar with the basics of digital design, the reference develops a working grasp of the verilog hardware description language step-by-step using easy-to-understand examples. Starting with a simple but workable design sample, increasingly more complex fundamentals of the language are introduced until all major features of verilog are brought to light. Included in the coverage are state machines, modular design, FPGA-based memories, clock management, specialized I/O, and an introduction to techniques of simulation. The goal is to prepare the reader to design real-world FPGA solutions. All the sample code used in the book is available online. What Strunk and White did for the English language with "The Elements of Style," VERILOG BY EXAMPLE does for FPGA design.


black & white illustrations

Mídia Livros     Paperback Book   (Livro de capa flexível e brochura)
Lançado 19 de abril de 2011
ISBN13 9780983497301
Editoras Full ARC Press
Páginas 124
Dimensões 229 × 151 × 11 mm   ·   198 g
Idioma English  

Mostrar tudo

Mais por Blaine Readler